SLOC Program for VHDL/Verilog

Hey Guys. I've been tasked to come up w/ a Source lines of code (SLOC) program to count the number of lines for Verilog and VHDL. I need to count the physicial lines of code, logical lines of code, and also the number of commented lines.

Anyone have any ideas on an algorithm I can use for this?

Hotbench is allow-cost test bench generation web-application. It helps engineers to intuitively create test bench with by using mouse clicks.
The application is fast and support both VHDL and Verilog HDLs for generating test bench.
Web-based application makes the tool unique in overcoming geographical boundaries and OS (platform) independence.
User management/GUI and login IDs for user ensures security.
The web application allows HDL users to login and select for HDL options from VHDL/Verilog.
And then enter the entity/module declaration that contains IO ports for their Unit Under Test (UUT).
The users then select for best patterns in order to test & verify their designs. The web application allows user then to download simulation ready test bench.
The generated code is transparent, thus users may wish to alter to fine tune his verification needs (e.g. system_clock etc).
Starting plan for single test bench is as low as 0.9 cent. Bulk purchase in credit of test-bench units (prepaid) allows even cheaper cost for per unit test bench generation operation.
Mode of payment is through secured Payment Gateway Interface of PayPal.
Ideally helpful to freelancers/freelance developers/professionals those are working with HDLs, Educational/Academic institutions & in turn students. Small & medium scale industries, product/turnkey service companies.
One time registration is free. One test-bench unit is free one registration for first time users*.
Quick tutorial available at following
hotbench DOT net